IC0006 –
Recently, ESW Compute’s RISC-V core R500A has obtained the ASIL-B functional safety certification issued by TÜV Rheinland, becoming the world’s first RISC-V core to achieve this certification. As a century-old authoritative institution in functional safety (founded in 1872), TÜV Rheinland sets strict standards for high-safety scenarios such as automotive electronics. Its certification process is extremely rigorous, covering in-depth testing from design to final product, making it a leading global provider of testing, inspection, certification, training, and consulting services. This certification signifies that ESW Compute’s R500A has entered the first-tier阵营 in the field of functional safety, offering developers a new core architecture choice that balances openness and reliability.
The ESW Compute R500A is a high-performance 32-bit RISC-V automotive-grade real-time core product. It achieves a CoreMark performance of up to 5.794 CoreMarks/MHz, meaning it can deliver approximately 5.794 points of computing performance per megahertz of clock speed, with DMIPS reaching 2.552 (legal) and 7.297 (best) DMIPS/MHz. Thanks to its streamlined and efficient architecture design, the R500A excels in real-time performance, low latency, and secure isolation.
High-safety critical fields such as automotive braking systems and precision industrial control have long been dominated by closed-source technical solutions, forming barriers to technological adoption. The ESW Compute RISC-V core R500A, with its open and flexible architecture design, can adapt to the diverse needs of different customers, helping automotive and industrial clients accelerate technology implementation. It brings a new choice to the industry that combines customization features and cost advantages.
As early as September 28, 2022, ESW Compute obtained the ASIL-D functional safety system certification (the highest level of automotive safety integrity), covering the entire technical process from core design and system development to verification tools. This certification fully demonstrates that technical solutions based on the RISC-V architecture have the core capability to support “zero-fault-tolerance” extreme scenarios such as autonomous driving and avionics. This not only lays a solid foundation for RISC-V’s future entry into high-barrier markets such as L4/L5 autonomous driving and medical devices but also signifies that the application potential of the RISC-V architecture in high-safety and high-reliability fields has been fully unleashed, potentially driving the iterative upgrading of technical standards in related industries.
In the future, with the further transformation and application of ASIL-D system certification achievements such as the R500A, ESW Compute will leverage the openness and flexibility of the RISC-V architecture to continue advancing in multiple high-safety demand scenarios such as industrial control and smart devices. Through its dual safety capabilities of “system support + product implementation,” it will drive industry technological innovation, provide developers with more reliable and cost-effective choices, reshape the industry’s innovation landscape, and inject new vitality into the global functional safety ecosystem.
